Libros importados hasta 50% OFF + Envío Gratis a todo USA  Ver más

menu

0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional
portada Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits (in English)
Type
Physical Book
Publisher
Language
Inglés
Pages
259
Format
Hardcover
ISBN
1439829411
ISBN13
9781439829417

Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits (in English)

Goel, Sandeep K. ; Chakrabarty, Krishnendu (Author) · CRC Press · Hardcover

Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits (in English) - Goel, Sandeep K. ; Chakrabarty, Krishnendu

Physical Book

$ 252.50

$ 420.83

You save: $ 168.33

40% discount
  • Condition: New
Origin: United Kingdom (Import costs included in the price)
It will be shipped from our warehouse between Wednesday, July 24 and Monday, August 05.
You will receive it anywhere in United States between 1 and 3 business days after shipment.

Synopsis "Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits (in English)"

Advances in design methods and process technologies have resulted in a continuous increase in the complexity of integrated circuits (ICs). However, the increased complexity and nanometer-size features of modern ICs make them susceptible to manufacturing defects, as well as performance and quality issues. Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits covers common problems in areas such as process variations, power supply noise, crosstalk, resistive opens/bridges, and design-for-manufacturing (DfM)-related rule violations. The book also addresses testing for small-delay defects (SDDs), which can cause immediate timing failures on both critical and non-critical paths in the circuit. Overviews semiconductor industry test challenges and the need for SDD testing, including basic concepts and introductory material Describes algorithmic solutions incorporated in commercial tools from Mentor Graphics Reviews SDD testing based on "alternative methods" that explores new metrics, top-off ATPG, and circuit topology-based solutions Highlights the advantages and disadvantages of a diverse set of metrics, and identifies scope for improvement Written from the triple viewpoint of university researchers, EDA tool developers, and chip designers and tool users, this book is the first of its kind to address all aspects of SDD testing from such a diverse perspective. The book is designed as a one-stop reference for current industrial practices, research challenges in the domain of SDD testing, and recent developments in SDD solutions.

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

All books in our catalog are Original.
The book is written in English.
The binding of this edition is Hardcover.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews