Libros importados hasta 50% OFF + Envío Gratis a todo USA   Ver más

menu

0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional
portada IP Cores Design from Specifications to Production: Modeling, Verification, Optimization, and Protection (in English)
Type
Physical Book
Publisher
Language
Inglés
Pages
154
Format
Paperback
Dimensions
23.4 x 15.6 x 0.9 cm
Weight
0.24 kg.
ISBN13
9783319373584
Edition No.
1

IP Cores Design from Specifications to Production: Modeling, Verification, Optimization, and Protection (in English)

Khaled Salah Mohamed (Author) · Springer · Paperback

IP Cores Design from Specifications to Production: Modeling, Verification, Optimization, and Protection (in English) - Mohamed, Khaled Salah

Physical Book

$ 52.09

$ 54.99

You save: $ 2.90

5% discount
  • Condition: New
It will be shipped from our warehouse between Monday, July 15 and Tuesday, July 16.
You will receive it anywhere in United States between 1 and 3 business days after shipment.

Synopsis "IP Cores Design from Specifications to Production: Modeling, Verification, Optimization, and Protection (in English)"

This book describes the life cycle process of IP cores, from specification to production, including IP modeling, verification, optimization, and protection. Various trade-offs in the design process are discussed, including those associated with many of the most common memory cores, controller IPs and system-on-chip (SoC) buses. Readers will also benefit from the author's practical coverage of new verification methodologies. such as bug localization, UVM, and scan-chain. A SoC case study is presented to compare traditional verification with the new verification methodologies.Discusses the entire life cycle process of IP cores, from specification to production, including IP modeling, verification, optimization, and protection; Introduce a deep introduction for Verilog for both implementation and verification point of view. Demonstrates how to use IP in applications such as memory controllers and SoC buses.Describes a new verification methodology called bug localization;Presents a novel scan-chain methodology for RTL debugging;Enables readers to employ UVM methodology in straightforward, practical terms.

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews