Share
FFT / IFFT Architectures Using Fused Floating-point Operations (in English)
Mallepalli Madhu Babu
(Author)
·
Kurukundu Rama Naidu
(Author)
·
LAP Lambert Academic Publishing
· Paperback
FFT / IFFT Architectures Using Fused Floating-point Operations (in English) - Madhu Babu, Mallepalli ; Rama Naidu, Kurukundu
$ 64.00
$ 76.00
You save: $ 12.00
Choose the list to add your product or create one New List
✓ Product added successfully to the Wishlist.
Go to My WishlistsIt will be shipped from our warehouse between
Monday, July 01 and
Tuesday, July 02.
You will receive it anywhere in United States between 1 and 3 business days after shipment.
Synopsis "FFT / IFFT Architectures Using Fused Floating-point Operations (in English)"
Fast Fourier Transform (FFT) architecture is one of the critical modules used in the fields of signal processing and communication systems for various applications. These architectures are designed using pipelined fused floating-point operations on complex data using IEEE standard-754 format. FFT architecture uses a three-stage pipelined butterfly structure with pipelined fused floating-point units (FFPU) and multiplexers to produce the desired low-power and area-efficient architectures. Variable length floating-point FFT architecture is implemented by considering the combinations of radix-23 / 22 / 21 butterfly operations to produce 2/4/8/16/32/ 64/128/256/512/1024(1K)/2048(2K)/4096(4K) point FFT sizes. This is achieved by using fused floating-point units, an FFT size selector, a twiddle factor generator, and complex multiplier sub-blocks that are controlled by a control unit.
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
- 0% (0)
All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.
✓ Producto agregado correctamente al carro, Ir a Pagar.
